# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

FEB 1 7 200th at application of: Chiou et al.
Application Serial No.: 10/040,233

Med: November 7, 2001

For: Novel Design and Fabrication Method for Finger N-Type Doped

Photodiodes with High Sensitivity for CIS Products

Patent No.: Issue Date:

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 BEST AVAILABLE CO

# CERTIFICATE UNDER 37 C.F.R. §3.73(b) ESTABLISHING RIGHT OF ASSIGNEE TO TAKE ACTION

1. The assignee of the entire right, title and interest hereby seeks to take action in the PTO in this matter.

# **IDENTIFICATION OF ASSIGNEE**

2. The assignee of this matter is:

# TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.

8, Li-Hsin Rd. 6 Hsinchu Science Park Hsinchu, Taiwan 300-77, R.O.C.

# PERSON AUTHORIZED TO SIGN

3. Daniel R. McClure Attorney for Assignee

# DEST AVAILABLE CO.

		DEOLITANIE OF !				
4.	A chain of title from the inventor(s) to the current assignee is shown below:					
	a.	From: Yu-Zung Chiou, Kuen-Hsien Lin, Chen Ying Lieh, Shou-Yi Hsu To: Taiwan Semiconductor Manufacturing Co., Ltd. Recorded in PTO: Reel: Frame:				
	b.	From: To: Recorded in PTO: Reel: Frame:				
·		Recorded in PTO: See Attached evidencing assignment that has already been filed. No Reel and Frame has been assigned as of yet.				
		DECLARATIONS				
5.	I, the undersigned, have reviewed all the documents in the chain of title of the					
		application patent				
matter identified abo		ove and, to the best of my knowledge and belief, title is in the assigned				
these statement are punishable	atemen nts are re e by fir and that	by declare that all statements made herein of my own knowledge are true its made on information and belief are believed to be true; and further, that made with the knowledge that willful false statements, and the like so made ne or imprisonment, or both, under Section 1001, Title 18 of the United such willful false statements may jeopardize the validity of the application thereon.				
7. behalf of the		person signing below, aver that I am empowered to sign this statement of				
Tel. No. 770 Customer No						

Docket No. 252016-1050

As transport at accord of each of the putent applications fiscal in the table of attachment A.,

### REVOCATION OF PRIOR POWERS OF ATTORNEY

all powers of anomey previously given in each of the listed parent applications are hereby revoked, and

# NEW POWER OF ATTORNEY

Trademark Office connected therewith. Thereby appoint all anometer of Thomas. Knyden, Harsteneyer & Rosky, L.P., who are used under the USPTO Cusamer Number shown below as the attorneys to presecute this application and to transact all business in the United States Putent and Trademark Office connected therewith, recognizing that the specific attorneys listed under that Customer Number may be changed from note to time at the safe discontion of Thomas, Knyden, Harsteneyer & Risley, LLP, and request that all correspondence about the application be addressed to the orders filed under the state USPTO Customer Number.

24504 Patent Trademark Office

Please direct all finare correspondence and referbane cults to:

May 24 2014

Duniel R. McClüre, Reg. No. 38,962
THOMAS, KAYDEN, HORSTEMEYER & RISLEY, L.L.P.,
100 Galleria Purkway, Suite 1750
Atlanta, Georgia 10329
770-933-9500

#### ASSIGNEE OF ENTIRE INTEREST

TAIWAY SESHCONDUCTOR MANUFACTURING COMPANY, LTD.

8, Li-Iisia Rd. 6 Iisiachu Science Park Hanchu, Taiwan 100-77, R.O.C

#### ASSIGNEE CERTIFICATION

the certification under 37 C.F.R. §5.73(b) establishing the right of assignce to take action is attached hereto along with documentation evidencing same. Further, in my official position with Taiwan Semiconductor Manufacturing Company, i.i.d., I am authorized to sign documents and otherwise act on its behalf in connection with the management and handling of putent applications and other intellectual property matters.

1 741.5

Chien-Wei (Chris) Chou

Director - Intellectual Property Division

BEST AVAILABLE CO

		TSMC No.	Application Title	Filing Date	Assignment
No 1	Serial No	I SMIC IAD.	Life Se cames and	***************************************	(Reel/Frame)
4	10/120,834	TS1999705C	Process For High Voltage Oxide And Select Gate Poly For Spill-Gate Flash Memory	4/11/2002	012791/0621
ja	10/074,382	TS2000835	Methodology To Reduce The Early Failure Rate By Applying Dynamic Vottage Stressing in Testing With Screen Criteria Of Delta LSB	2/12/2002	012599/0107
1	09/933,961	TS20010325	Electrostatic Discharge-Free Container For Insulating Articles	8/22/2001	012128/0489
4	10/053,473	TS200110E3	Enhanced Adhesion Strength Between Mold Resin And Polyimide	1/28/2002	014218/0336
į	10/040,233	TS20010102	Novel Design And Fabrication Method For Finger N-Type Doped Photodicdes With High Sensitivity For CIS Products	11/7/2001	Filed 3-29-04 Copy anached
Ó	10/225,303	TS20010389	HDP Gap-Filling Process For Structures With Extra Step At Side- Wall	8/22/2002	013228/0257
7	10/679,737	TS200113808	Method For Forming A Novel Top- Metal Fuse Structure	10/6/2003	017593/0150
	10/437,092	TS20010996B	Horizontal Surrounding Gato MOSFETS	5/13/2003	015308:0785
9	10/338,338	TS20011442	Integrated High Performance MOS Tunneling Led in ULSI Technology	1/8/2003	013647/0832
10	10/177,912	TS20011051	Structure And Method For Low- Stress Concentration Solder Bumps	6/20/2002	013041/0230
1 20	10/313,501	TS20011509	Multivariate RBR Tool Aging Detector	12/6/2002	Copy attached
i2	09/932,680	TS1998850/85 2BCC	Till-Angle Ion Implant To Improve Junction Breakdown in Flash Memory Application		010367/0646
[]	09/ <del>9</del> 05,408	TS20010133	Selective Formation Of Metal Gate For Dual Fate Oxide Application	7/16/2001	012011/0342
14	10/288,194	TS20020083	Self-Aligned Structure With Unique Erasing Gate In Solit Gate Flash	1/1/8/2002	013483/0576
15	10/255,482	TS20020058	Method To Prevent Side Labe On Seal Ring	9/26/2002	013341/0450
16	10/245,433	TS20011294	Metal Fuse For semiconductor devices	9/17/2002	·

Date: They 24, 2004

She William